Low power is the holy grail for the next few decades in semiconductor industry. And while we have abstractions to manage complexity of design via EDA tools - it is not abstract enough. I am planning to write an article about this and I would love to bounce off ideas for orchestrating this new kind of complexity that will show (and already is showing) at the device level (teaser: integration of RRAM, MRAM etc.). How would you approach this?